-
35浏览
-
0点赞
-
0收藏
-
0分享
-
41下载
-
0评论
-
引用
期刊论文
1.25-Gb/s 0.25-um CMOS Clock Recovery Based on Phase- and Frequency- Locked Loop
,-0001,():
A 1.25-Gb/s clock recovery (CR) circuit for Very Short Reach (VSR) OC-192/STM-64 parallel optics Interface Is realized based on a phase-and frequency-locked loop. The test CR IC achieves awide locking range from 1.03GHz to 1.42GHz, a small rms Jitter of 4.62 ps (0.00368 UI) for a pseudorandom bit sequence (PRBS) length of 231-1. Tbe DC consumption Is 132 roW,
【免责声明】以下全部内容由[王志功]上传于[2005年03月08日 00时03分23秒],版权归原创者所有。本文仅代表作者本人观点,与本网站无关。本网站对文中陈述、观点判断保持中立,不对所包含内容的准确性、可靠性或完整性提供任何明示或暗示的保证。请读者仅作参考,并请自行承担全部责任。
本学者其他成果
同领域成果