您当前所在位置: 首页 > 学者
在线提示

恭喜!关注成功

在线提示

确认取消关注该学者?

邀请同行关闭

只需输入对方姓名和电子邮箱,就可以邀请你的同行加入中国科技论文在线。

真实姓名:

电子邮件:

尊敬的

我诚挚的邀请你加入中国科技论文在线,点击

链接,进入网站进行注册。

添加个性化留言

已为您找到该学者20条结果 成果回收站

上传时间

2005年02月25日

【期刊论文】Modular Disk Recorder for Physics Experiments

贾惠波, Changlong Jiang, Cheng Ma, Xugang Zhang, Huibo Jia, and Duanyi Xu

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 50, NO.6, DECEMBER 2003,-0001,():

-1年11月30日

摘要

The conventional data recorder is based on the tape for physics experiments. A modular disk recorder is developed that consists of data-splitting modules (DSM), data-recording modules (DRM) and commodity disk drives. This innovative disk recorder has a better performance and higher reliability than the tape recorder. It can be configured flexibly as different redundant array of inexpensive disks (RAID) structures to record acquired data according to different applications.

Data acquisition,, data recording,, redundant arrays of inexpensive disks (, RAID), .,

上传时间

2005年02月25日

【期刊论文】An implementation of sustained reabtime radar data recording system on FPGA+

贾惠波, He Ning *, Wang Hun, Xiong Jianping, Jiang Changlong, Jia Huibo

,-0001,():

-1年11月30日

摘要

This paper presents a new architecture for high-speed sustained data recording system, in which real-time and high throughput arc two key points. The FPGA implementation of the system controller is given as well. After the I/O bottleneck of conventional storage system structure is analyzed in this paper, a new recording and storage system framework is put forward by aiming to shorten the data transfer path and consequently to reduce the system resource utilization and data transfer latency, contrarily resulting in the improvement of the sustained data recording speed. To satisfy the real-time requirement, a local bus central logic controller module is designed to take the role of former host-side software and to reduce the utilization of host resource and latency caused by the intervention of the host. A speed-matching logic module between the disk in burst transfer mode and the sustained source acquisition data stream is also designed and implemented on a single FPGA chip. The proposed architecture and implementation approaches can be adapted in many applications where real-time and high I/O throughput are required.

Sustained data recording,, FPGA,, Data transfer path,, IDE/, ATA

上传时间

2008年01月10日

上传时间

2005年02月25日

【期刊论文】高密度光存储实现途径分析

贾惠波, 菅冀祁, 王玉英, 熊剑平, 佘鹏

SEMICONDUCTOR OPTOELECTRONICS Vol. 25 No.4 Aug. 2004,-0001,():

-1年11月30日

摘要

随着光存储技术的发展,如何提高光盘存储密度备受关注。应用信道分析的方法,讨论了影响存储密度的因素和参量,提出光学系统分辨本领及光存储机理是其中最重要的因素。分别从缩短波长、增大数值孔径、超分辨以及缩小记录点、复用记录点及增加存储维度等角度总结了提高系统分辨能力、改变存储机理以提高光盘存储密度的途径。

光存储, 信道, 光学分辨本领, 存储机理

上传时间

2008年01月10日

合作学者

  • 贾惠波 邀请

    清华大学,北京

    尚未开通主页